Asic Vlsi Soc Static Timing Analysis Tcl Semiconductors Processors Verilog Rtl Design Logic Synthesis Simulations Perl Physical Design Mixed Signal Ic Debugging Cmos Functional Verification Hardware Architecture System Architecture Eda Systemverilog Logic Design Integrated Circuit Design Dft Embedded Systems Fpga Rtl Coding Microprocessors Algorithms Rtl Verification Testing Electronics Timing Closure Primetime Physical Verification Floorplanning Python Coaching Robotics Observational Astronomy Team Leadership Youth Mentoring Data Analysis Test Automation Matlab Project Management Linux Team Management