Paul Kirsch
AeroLeads people directory · profile

Paul Kirsch Email & Phone Number

Senior Director at Samsung Foundry at Samsung Semiconductor
Location: Austin, Texas, United States 6 work roles 2 schools
1 work email found @samsung.com 1 phone found area 518 LinkedIn matched
✓ Verified July 2026 4 data sources Profile completeness 100%

Contact Signals · 1 work email · 1 phone

Work email p****@samsung.com
Direct phone (518) ***-****
LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
Senior Director at Samsung Foundry
Location
Austin, Texas, United States

Who is Paul Kirsch? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Paul Kirsch is listed as Senior Director at Samsung Foundry at Samsung Semiconductor, based in Austin, Texas, United States. AeroLeads shows a work email signal at samsung.com, phone signal with area code 518, and a matched LinkedIn profile for Paul Kirsch.

Paul Kirsch previously worked as Senior Director, Yield Enhancement Engineering at Samsung Semiconductor and Director, Process Integration Engineering at Samsung Foundry. Paul Kirsch holds Doctor Of Philosophy (Ph.D.), Chemical Engineering from The University Of Texas At Austin.

Company email context

Email format at Samsung Semiconductor

This section adds company-level context without repeating Paul Kirsch's masked contact details.

pkirsch@samsung.com
76% confidence

AeroLeads found 1 current-domain work email signal for Paul Kirsch. Compare company email patterns before reaching out.

Profile bio

About Paul Kirsch

• CURRENT: SAMSUNG, yield enhancement Sr. Director overseeing Samsung Foundry Austin process integration engineering, device engineering, product engineering, defect engineering and yield analysis. Additionally, work with foundry customers on new product introduction, yield and performance. Interested in machine learning, advanced node technologies and established node technologies.• PREVIOUS:SAMSUNG, Process integration director for all 14nm foundry productsSAMSUNG, Process Integration principle engineer to improve FEOL defects and device performance to achieve improved yield for 14nm and 20nm products at SAMSUNG Austin Semiconductor.SEMATECH, development of materials, tools, unit processes and integration schemes for High-K Metal Gate, Contacts, FinFET, SiGe, III-V and ESH Director of SEMATECH front end technology team developing unit process, equipment, fundamentals of material, metrology, characterization and modeling research for global customers.IBM Systems and Technology, Unit process, module integration, tool matching, metrology development for technology transfer to manufacturing for 130nm and 90nm products.Work with customers across the globe including foundries, fabless designers, equipment, and materials companies. CAREER COMPETENCIES• High-k /Metal gates• Process integration• FinFET• Conformal doping• Si, Ge and III-V epi• Ge on Si heterointegration• III-V on Si heterointegration • ESH of Ge and III-V• Optical and X-ray metrology• Manufacturing metrology• Equipment install & start up• Equipment matching• Cp-Cpk process capability ratios• Executive presentations • Business relationship management • Written & oral communication • Partnerships & negotiation • Strategic & budget planning

Listed skills include Semiconductors, Semiconductor Industry, Process Integration, Characterization, and 15 others.

Current workplace

Paul Kirsch's current company

Company context helps verify the profile and gives searchers a useful next step.

Samsung Semiconductor
Samsung Semiconductor
Senior Director at Samsung Foundry
AeroLeads page
6 roles

Paul Kirsch work experience

A career timeline built from the work history available for this profile.

Senior Director, Yield Enhancement Engineering

Current

Austin

Responsible for Samsung Foundry Yield Enhancement engineering group in Austin. This group includes process integration engineering, device engineering, product engineering, yield analysis and defect engineering and control.

Apr 2023 - Present

Director, Process Integration Engineering

Austin, Texas Metropolitan Area

Mar 2020 - Jul 2023

Senior Manager, Process Integration Engineering

Austin, Texas Metropolitan Area

Mar 2017 - Mar 2020

Principal Engineer

Austin, Texas Area

- Responsible for 14nm semiconductor product defect reduction- Responsible for 14nm semiconductor device and circuit parameters- Responsible for leading 14nm module teams for yield improvement- Fab process monitoring, control and implementation of accurate metrology

Mar 2014 - Mar 2017

Director, Front End Process Division

Albany, Ny

MANAGEMENT* Direct the front end technology development team with responsibility for device, process, metrology and equipment deliverables. Results serve foundry, fabless, material and equipment suppliers. * Manage internal R&D operations (revenues, expenses, contracts, safety) in 200mm and 300mm fabs.TECHNICAL INNOVATIONS* Process flows for bulk, SOI FinFET, including Rco, doping, metrology* Gate first & gate last HK-MG flows for <28nm node. * Gate dielectric scaling to sub 1.2nm Tinv in full gate last test structure. * FinFET conformal doping process targeting Xj <10nm and <1000ohm/sq for Si, Ge, III-V. * New approaches for Rco scaling to < 1e-8 ohm-cm2 using TLM and 6T-CBK structures. * Contact optimization for high mobility SiGe FinFETs suited for 10nm node.* Developed III-V epi, III-V doping, III-V FinFET, ESH and fab ops protocols for As. * Non-volatile memory materials with focus on HfOx/TiN RRAM PARTNERSHIPS* Manage supply chain collaborations* Interact with R&D groups from member companies* Partner with university, national lab and government researchers to build idea pipeline speakers. * Organized symposium on gate stack technology with >110 attendees, >30 speakers. * Reviewer for Electron Dev Letters, Applied Phys Letters, J. of Applied Physics, IEEE IEDM, IEEE VLSI.

Jul 2007 - Mar 2014

Advisory Engineer

Hopewell Junction, Ny And Austin, Tx

Developed fab process technology for IBM foundry, IBM SOI and IBM server needs.Technologies resulted in 130nm, 90nm, 65nm products for IBM foundry customers.Worked across teams : mfg , supply chain, reliability, device, and customer interface.

Sep 2001 - Jul 2007
2 education records

Paul Kirsch education

FAQ

Frequently asked questions about Paul Kirsch

Quick answers generated from the profile data available on this page.

What company does Paul Kirsch work for?

Paul Kirsch works for Samsung Semiconductor.

What is Paul Kirsch's role at Samsung Semiconductor?

Paul Kirsch is listed as Senior Director at Samsung Foundry at Samsung Semiconductor.

What is Paul Kirsch's email address?

AeroLeads has found 1 work email signal at @samsung.com for Paul Kirsch at Samsung Semiconductor.

What is Paul Kirsch's phone number?

AeroLeads has found 1 phone signal(s) with area code 518 for Paul Kirsch at Samsung Semiconductor.

Where is Paul Kirsch based?

Paul Kirsch is based in Austin, Texas, United States while working with Samsung Semiconductor.

What companies has Paul Kirsch worked for?

Paul Kirsch has worked for Samsung Semiconductor, Samsung Foundry, Sematech, and Ibm Systems And Technology Group.

How can I contact Paul Kirsch?

You can use AeroLeads to view verified contact signals for Paul Kirsch at Samsung Semiconductor, including work email, phone, and LinkedIn data when available.

What schools did Paul Kirsch attend?

Paul Kirsch holds Doctor Of Philosophy (Ph.D.), Chemical Engineering from The University Of Texas At Austin.

What skills is Paul Kirsch known for?

Paul Kirsch is listed with skills including Semiconductors, Semiconductor Industry, Process Integration, Characterization, Thin Films, Cmos, Design Of Experiments, and Ic.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.

People with similar names

Check these profiles if this is not the Paul Kirsch you were looking for.

View similar profiles