Prateek Mahajan

Prateek Mahajan Email and Phone Number

GPU Architecture Engineer @ NVIDIA
Seattle, WA, US
Prateek Mahajan's Location
Seattle, Washington, United States, United States
About Prateek Mahajan

I am currently pursuing my Master of Science degree in Electrical Engineering at the University of Washington, where I focus on Computer Engineering. I have a Bachelor of Engineering degree in EEE from BITS, Pilani. My core competencies include C/C++ programming, CPU/GPU architecture and HW/SW systems.Prior to my Masters, I was a System Software Architect at NVIDIA, where I designed, implemented, and drove critical architectural enhancements for key features of next-generation Nvidia Compute and Graphics chips in the internal simulation environment. I am motivated by challenging problems, innovative solutions, and working in collaborative teams. I value learning, diversity, and creativity, and seek to bring these perspectives and experiences to my work.I am currently looking for internships in the domain of computing & networking technologies and would be happy to discuss any available opportunities!

Prateek Mahajan's Current Company Details
NVIDIA

Nvidia

View
GPU Architecture Engineer
Seattle, WA, US
Employees:
86
Prateek Mahajan Work Experience Details
  • Nvidia
    Gpu Architecture Engineer
    Nvidia
    Seattle, Wa, Us
  • University Of Washington, Department Of Electrical & Computer Engineering
    Graduate Teaching Assistant
    University Of Washington, Department Of Electrical & Computer Engineering Sep 2024 - Present
    Course development TA to design a course on ML HW Design for Winter 2025
  • Nvidia
    Gpu Architecture Intern
    Nvidia Jun 2024 - Sep 2024
    Santa Clara, California, United States
    Interned in the TPC arch org at Nvidia, specifically the SM-LST Arch team Designed and built out infrastructure to enable and evaluate smarter caching policies, assess MemSys performance at a finer granularity and improve chip execution task tracking
  • Paul G. Allen School Of Computer Science & Engineering
    Graduate Teaching Assistant
    Paul G. Allen School Of Computer Science & Engineering Dec 2023 - Jun 2024
    Seattle, Washington, United States
    • Collaborated with AMD and UW Seattle as a TA for CSE P 590B / EE P 590A (Applied Parallel Programming on GPUs)• Responsible for maintaining the github repository of course material (assignments, projects, etc), grading student submissions,and working with AMD to setup & maintain compute servers dedicated for this course• Worked with students to identify potential bottlenecks and scope for performance gains in AMD’s CK library (specifically, theSplit-K, StreamK and TSM algorithms) and using AMD GPUs for sDTW [*]
  • Bespoke Silicon Group
    Graduate Student Researcher
    Bespoke Silicon Group Oct 2023 - Jun 2024
    Seattle, Washington, United States
    Bespoke Silicon Group (https://www.bsg.ai), headed by Professor Michael Taylor, works on accelerator design, multi-core processors, specialized co-processors and the design of tools that make them easier to program and design.Projects :Making HammerBlade, a RISC-V ManyCore processor ISA-agnosticExploring multi-threaded architectures in Hammerblade’s Vanilla Core to hide latency in loading data from manycore’s victim caches and running IDIV operations
  • Nvidia
    System Software Architect (Ic-2)
    Nvidia Jul 2022 - Sep 2023
    Bengaluru, Karnataka, India
    •Promoted to IC2 for exceptional performance and contribution in the FakeDrivers team of the HW-Infra Dept•Designed, implemented and drove critical architectural enhancements for key features of next-generation Nvidia Compute and Graphics chips in the internal simulation environment. Features included adding infrastructure changes for architecture updates in the SM, ISA, SKED, Memory and Tensor Processing units of the GPU•Investigated, designed and implemented API & backend changes in Nvidia’s new internal simulation environment to allow hardware architects to use a new frontend GPU engine to test new features in the Nvidia’s upcoming chip•Drove a cross-organisation effort to add support for a new middleware layer in the GLSL compiler of Nvidia’s next chip•Mentored newer members of the team to help them finish their tasks in an efficient manner
  • Nvidia
    System Software Architect (Ic-1)
    Nvidia Jul 2021 - Jun 2022
    Bengaluru, Karnataka, India
    o Worked as a member of the FakeDrivers and T3DTools team.o Investigated, designed and drove enhancements of the Nvidia’s GPU simulation tools from vcxproj/Make builds to CMake based builds to reduce build times by a factor of 4 o Implemented architectural enhancements in Nvidia’s GPU simulation environment to add support for new features in Nvidia tools needed for more complex features in the next generation of Nvidia GPUso Consistently debugged issues for and worked with test authors to enable them to test and analyse features of next generation Nvidia chips
  • Nvidia
    Asic Design Intern
    Nvidia Jan 2021 - Jul 2021
    o Designed and developed novel event handling mechanism based on object-oriented programming design principles to enable more complex test authoring in Nvidia’s GPU simulation environmento Supported the team in perfunctory activities such as adding initial support for new chips and migrating tools to new servers.
  • Systemantics India Pvt. Ltd.
    Software Intern
    Systemantics India Pvt. Ltd. May 2020 - Jul 2020
    Bengaluru, Karnataka, India
    • Developed a real-time operating system with a pre-emptive kernel for raspberry pi 4 by modifying the standard linux kernel• Implemented basic ROS and ROS2 protocols on the above kernel to test it for robotics applications
  • Team Robocon Bits Pilani
    Project Head, Uav Research Project
    Team Robocon Bits Pilani Aug 2019 - Jun 2020
    Pilani, India
  • Team Robocon Bits Pilani
    Core Engineer
    Team Robocon Bits Pilani Aug 2017 - Jul 2019
    Pilani, India
  • Csir- National Institute Of Oceanography
    Research Intern
    Csir- National Institute Of Oceanography May 2019 - Jul 2019
    Goa, India
    • Designed and developed a data logger to obtain and store passive acoustic data from a marine environment on a SD card.• Developed a signal processing system in MATLAB to search the collected data for signatures of marine animals to detect their presence in the environment.
  • Systemantics India Pvt. Ltd.
    Project Intern
    Systemantics India Pvt. Ltd. Jun 2018 - Jul 2018
    Bangalore
    • Developed a RCS-detection based safety shutdown system for Systemantics products that uses TI’s mmwave range of sensors to detect nearby human beings and shut down accordingly.

Prateek Mahajan Education Details

Frequently Asked Questions about Prateek Mahajan

What company does Prateek Mahajan work for?

Prateek Mahajan works for Nvidia

What is Prateek Mahajan's role at the current company?

Prateek Mahajan's current role is GPU Architecture Engineer.

What schools did Prateek Mahajan attend?

Prateek Mahajan attended University Of Washington, Birla Institute Of Technology And Science, Pilani, National Public School, National Public School.

Not the Prateek Mahajan you were looking for?

Free Chrome Extension

Find emails, phones & company data instantly

Find verified emails from LinkedIn profiles
Get direct phone numbers & mobile contacts
Access company data & employee information
Works directly on LinkedIn - no copy/paste needed
Get Chrome Extension - Free

Aero Online

Your AI prospecting assistant

Download 750 million emails and 100 million phone numbers

Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.