Rushin Patel Email & Phone Number
@cadence.com
LinkedIn matched
Who is Rushin Patel? Overview
A concise factual answer block for searchers comparing this professional profile.
Rushin Patel is listed as Product Engineering Specialist at Cadence Design Systems, a with 10387 employees, based in San Francisco Bay Area, United States. AeroLeads shows a work email signal at cadence.com and a matched LinkedIn profile for Rushin Patel.
Rushin Patel previously worked as Director of Product Engineering at Cadence Design Systems and Sr. Principal Product Engineer at Cadence Design Systems. Rushin Patel holds Ms, Electrical Engineering from San José State University.
Email format at Cadence Design Systems
This section adds company-level context without repeating Rushin Patel's masked contact details.
AeroLeads found 2 current-domain work email signals for Rushin Patel. Compare company email patterns before reaching out.
About Rushin Patel
Working as Design Methodology Engineer at LSI Corporation, Allentown, PATools familiarity : Synopsys Design Tools [IC Compiler, IC Validator, Formality, STAR-RCXT, Milkyway, Design Complier], Cadence Design Tools [Encounter, virtuoso composer schematic, layout editor],Mentor Calibre [DRC, LVS] ,
Listed skills include Synopsys Tools, Physical Design, Lvs, Shell Scripting, and 9 others.
Rushin Patel's current company
Company context helps verify the profile and gives searchers a useful next step.
Rushin Patel work experience
A career timeline built from the work history available for this profile.
Director Of Product Engineering
Current
Sr. Principal Product Engineer
Application Engineer
Design Methodology Engineer
• Development of the physical design methodologies and flow automation for large and high speed semicustom chips using deep submicron processes• Work with EDA vendor to develop, enhance and integrate new features in overall physical design flow• Work with library team to improve std. cells by presenting results of library experiments in weekly architecture meetings and provided feedback on specific issues identified• Analyze P&R sweep to qualify ICC major release and sanity check for service pack and examine data to validate new feature in ICC through different design blocks• Involve in integration, creation and qualification of ICC sample scripts, tech file, Mastermap files, viaopt scripts & antenna scripts• Responsible to work on state of the art design methodology challenges to enable complex high performance, high-density and low power design• Involve in creation, integration and deployment of 16ff, 28nm Cadence Tech LEF files• Evaluating and helping to improve third party tools, developing internal tools and solutions• Collaboration with experts to develop and validate portions of the core-platform-flow & physical-closure area• Achieve improvement in block level ICC TAT & QoR through Customer designs• Involve in implementation of In-design ICV flow for FEOL, BEOL Cut-od • Analyzing and fixing physical DRC and LVS violations and performing ECOs and chip finishing steps and finally generating required output files for final validation/verification
Graduate Student
Colleagues at Cadence Design Systems
Other employees you can reach at cadence.se. View company contacts for 10387 employees →
Jason Chen
Colleague at Cadence Design SystemsCupertino, California, United States
View →
NB
Nimish Bandgar
Colleague at Cadence Design SystemsPune, Maharashtra, India
View →
GS
G Sravani
Colleague at Cadence Design SystemsMumbai, Maharashtra, India
View →
JS
Jessica Schoeb
Colleague at Cadence Design SystemsSan Francisco Bay Area, United States
View →
SY
Steve Yan
Colleague at Cadence Design SystemsBeijing, China
View →
AT
Akshat Tyagi
Colleague at Cadence Design SystemsGhaziabad, Uttar Pradesh, India
View →
VJ
Vishesh Jain
Colleague at Cadence Design SystemsBengaluru, Karnataka, India
View →
TK
Tsubasa Koyama
Colleague at Cadence Design SystemsTaipei, Taipei City, Taiwan, Province Of China
View →
RV
Rashi Verma
Colleague at Cadence Design SystemsDelhi, India
View →
MH
Marcelo Hoffman Barros
Colleague at Cadence Design SystemsBelo Horizonte, Minas Gerais, Brazil
View →
Rushin Patel education
Ms, Electrical Engineering
Be, Electronics & Communication
Frequently asked questions about Rushin Patel
Quick answers generated from the profile data available on this page.
What company does Rushin Patel work for?
Rushin Patel works for Cadence Design Systems.
What is Rushin Patel's role at Cadence Design Systems?
Rushin Patel is listed as Product Engineering Specialist at Cadence Design Systems.
What is Rushin Patel's email address?
AeroLeads has found 2 work email signals at @cadence.com for Rushin Patel at Cadence Design Systems.
Where is Rushin Patel based?
Rushin Patel is based in San Francisco Bay Area, United States while working with Cadence Design Systems.
What companies has Rushin Patel worked for?
Rushin Patel has worked for Cadence Design Systems, Ansys Apache, Lsi, An Avago Technologies Company, and San Jose State University.
Who are Rushin Patel's colleagues at Cadence Design Systems?
Rushin Patel's colleagues at Cadence Design Systems include Jason Chen, Nimish Bandgar, G Sravani, Jessica Schoeb, and Steve Yan.
How can I contact Rushin Patel?
You can use AeroLeads to view verified contact signals for Rushin Patel at Cadence Design Systems, including work email, phone, and LinkedIn data when available.
What schools did Rushin Patel attend?
Rushin Patel holds Ms, Electrical Engineering from San José State University.
What skills is Rushin Patel known for?
Rushin Patel is listed with skills including Synopsys Tools, Physical Design, Lvs, Shell Scripting, Drc, Soc, Asic, and Tcl.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial