Lead Engineer - Pdk And Ams Methodolody
CurrentPcell development, Analog design flow automation ,design migration platform development ,PDK QA/ enablement, layout automation utility development.
Feb 2024 - Present
AeroLeads people directory · profile
Vishesh Jain Email & Phone Number
PDK/CAD and AMS Methodology @ Cadence || Ex Western Digital
at
Cadence Design Systems
LinkedIn matched
✓ Verified August 2026
3 data sources
Profile completeness 86%
Current company
Role
PDK/CAD and AMS Methodology @ Cadence || Ex Western Digital
Location
Bengaluru, Karnataka, India
Company size
Who is Vishesh Jain? Overview
A concise factual answer block for searchers comparing this professional profile.
Quick answer
Vishesh Jain is listed as PDK/CAD and AMS Methodology @ Cadence || Ex Western Digital at Cadence Design Systems, a with 10 employees, based in Bengaluru, Karnataka, India. AeroLeads shows a matched LinkedIn profile for Vishesh Jain.
Vishesh Jain previously worked as Lead Engineer - PDK and AMS Methodolody at Cadence Design Systems and Senior Engineer at Western Digital. Vishesh Jain holds Master Of Technology - Mtech, Vlsi Design And Embedded Systems, 7.5 Cgpa from Delhi Technological University (Formerly Dce).
Company email context
Email format at Cadence Design Systems
This section adds company-level context without repeating Vishesh Jain's masked contact details.
Cadence Design Systems
Review company-level records connected to Vishesh Jain before choosing the right outreach path.
Profile bio
About Vishesh Jain
As a professional, I am working as Analog Design and Automation EngineerI have a passion for teaching and love helping students to align their career in the semiconductor industry
Current workplace
Vishesh Jain's current company
Company context helps verify the profile and gives searchers a useful next step.
Cadence Design Systems
4 roles
Vishesh Jain work experience
A career timeline built from the work history available for this profile.
Senior Engineer
ASIC Development Engineering-Mixed Signal IP Design and Automation•PDKQA Methodology Development Framework for multiple PDKs •Design Porting Methodology Development and Automation for Advance Nodes (7nm, 5nm)•Standard Cells QA framework and Solving Challenges related to CDF and Netlisting.•In In-house performance analysis methodology development and dashboard of the Standard cells library in terms of Power and Delay across multiple flavours.•Timing critical liberty generation methodology for AMS block. •Power Domain Checks•Methodology Development in Skill for Productivity enhancement.\•Enabling PDKS and project environmentScripting using Perl, Shell and Python.•Debugging Tools and Environment related issues across multiple Vendors•Tools benchmarking and enablement•Tools: Cadence Virtuoso, Calibre PV tools, XRC, StarRC, PrimeTime,Xcelium•Simulators benchmarking•Simulation tools: Spectre, AFS, Finesim, DC compiler support•Supporting designs teams in flow, automation and CAD flows activities.•Engaging with EDA vendors for new tool evaluations, new feature and training plans for design community.•Internal CAD tool development.•Mentoring interns for their internship projects and their projects.Technology worked 28,16nm,7nm,5nm
Aug 2020 - Feb 2024
Intern
CAD Engineering Creating Test Automation environment and CI- CD development using jenkinsCreated a Automated Reporting platform for Sanity Test of IP Verification to ensure the performance and continuous monitoring of environment and reduce manual running of test's reporting, reducing design bandwidth.
Jan 2020 - Jul 2020
Graduate Research And Teaching Assistant
Course work in:Digital Design,Digital CMOS VLSI Design,Low power VLSI design,DSP, Embedded Systems , Physical Design,STA concepts,Virtuoso labs , Verilog.Lab Teaching as an Teaching associate :VLSI Design Digital DesignSignals and SystemsAnalog Electronics It includes conducting Lab session , Design lab experiments, project assignments.
Aug 2018 - Jul 2020
Team & coworkers
Colleagues at Cadence Design Systems
Other employees you can reach at cadence.se. View company contacts for 10 employees →
HA
Harsh Agrawal
Colleague at Cadence Design SystemsJaipur, Rajasthan, India
View →
余
余杰千
Colleague at Cadence Design SystemsShanghai, China
View →
GD
Garima Dhingra
Colleague at Cadence Design SystemsNorth Delhi, Delhi, India
View →
AG
Aaron Gower-Hall
Colleague at Cadence Design SystemsWindham, New Hampshire, United States
View →
KK
Kraig Kaiser
Colleague at Cadence Design SystemsSan Jose, California, United States
View →
RK
Rameen Khan
Colleague at Cadence Design SystemsMill Valley, California, United States
View →
RD
Ravali Devanadi
Colleague at Cadence Design SystemsHyderabad, Telangana, India
View →
SZ
Shuai Zhang
Colleague at Cadence Design SystemsSan Jose, California, United States
View →
FC
Fernanda Campos
Colleague at Cadence Design SystemsBelo Horizonte, Minas Gerais, Brazil
View →
SW
Santiago W
Colleague at Cadence Design SystemsToronto, Ontario, Canada
View →
Harsh Agrawal
Colleague at Cadence Design SystemsJaipur, Rajasthan, India
View →
余
余杰千
Colleague at Cadence Design SystemsShanghai, China
View →
GD
Garima Dhingra
Colleague at Cadence Design SystemsNorth Delhi, Delhi, India
View →
AG
Aaron Gower-Hall
Colleague at Cadence Design SystemsWindham, New Hampshire, United States
View →
KK
Kraig Kaiser
Colleague at Cadence Design SystemsSan Jose, California, United States
View →
RK
Rameen Khan
Colleague at Cadence Design SystemsMill Valley, California, United States
View →
RD
Ravali Devanadi
Colleague at Cadence Design SystemsHyderabad, Telangana, India
View →
SZ
Shuai Zhang
Colleague at Cadence Design SystemsSan Jose, California, United States
View →
FC
Fernanda Campos
Colleague at Cadence Design SystemsBelo Horizonte, Minas Gerais, Brazil
View →
SW
Santiago W
Colleague at Cadence Design SystemsToronto, Ontario, Canada
View →
4 education records
Vishesh Jain education
Master Of Technology - Mtech, Vlsi Design And Embedded Systems, 7.5 Cgpa
Electronics And Communication Engineering, Electronics And Communication, 7.8 Cgpa
Scholar Of Isc, Mathematics And Computer Science, 96% (School Rank 2Nd And Also In Top 1% Of Icse Examination In Year 2013)
St Jude'S School
Master Of Technology - Mtech, Vlsi
FAQ
Frequently asked questions about Vishesh Jain
Quick answers generated from the profile data available on this page.
What company does Vishesh Jain work for?
Vishesh Jain works for Cadence Design Systems.
What is Vishesh Jain's role at Cadence Design Systems?
Vishesh Jain is listed as PDK/CAD and AMS Methodology @ Cadence || Ex Western Digital at Cadence Design Systems.
Where is Vishesh Jain based?
Vishesh Jain is based in Bengaluru, Karnataka, India while working with Cadence Design Systems.
What companies has Vishesh Jain worked for?
Vishesh Jain has worked for Cadence Design Systems, Western Digital, and Delhi Technological University (Formerly Dce).
Who are Vishesh Jain's colleagues at Cadence Design Systems?
Vishesh Jain's colleagues at Cadence Design Systems include Harsh Agrawal, 余杰千, Garima Dhingra, Aaron Gower-Hall, and Kraig Kaiser.
How can I contact Vishesh Jain?
You can use AeroLeads to view verified contact signals for Vishesh Jain at Cadence Design Systems, including work email, phone, and LinkedIn data when available.
What schools did Vishesh Jain attend?
Vishesh Jain holds Master Of Technology - Mtech, Vlsi Design And Embedded Systems, 7.5 Cgpa from Delhi Technological University (Formerly Dce).
Find 750M verified contacts
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trialPeople with similar names
Check these profiles if this is not the Vishesh Jain you were looking for.
View similar profiles
