AeroLeads people directory · profile

Sayali Shinde Email & Phone Number

Intel at Intel Corporation
Location: Redmond, Washington, United States 3 work roles 2 schools
1 work email found @intel.com LinkedIn matched
✓ Verified Jun 2026 4 data sources Profile completeness 100%

Contact Signals · 1 work email

Work email s****@intel.com
LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Intel Corporation
Role
Intel
Location
Redmond, Washington, United States
Company size
114813 employees

Who is Sayali Shinde? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Sayali Shinde is listed as Intel at Intel Corporation, a company with 114813 employees, based in Redmond, Washington, United States. AeroLeads shows a work email signal at intel.com and a matched LinkedIn profile for Sayali Shinde.

Sayali Shinde previously worked as Quality And Reliability Engineer at Intel Corporation and SOC Design Engineer at Intel Corporation. Sayali Shinde holds Masters Of Science In Electrical Engineering, Electrical, Electronics And Communications Vlsi Engineering from University At Buffalo.

Company email context

Email format at Intel Corporation

This section adds company-level context without repeating Sayali Shinde's masked contact details.

{first}.{last}@intel.com
89% confidence

AeroLeads found 1 current-domain work email signal for Sayali Shinde. Compare company email patterns before reaching out.

View email format View company profile Management contacts
Profile bio

About Sayali Shinde

Quality and Reliability Engineer: Dec 2018- Present• Work on defining spec requirements and ensure that all the stakeholders implement them.Work on DPM Calculation to predict yield and coverage analysis for all Products. • Actively work with all product teams to ensure they understand the specs and implement them accordingly.• Invest time in experimental and research work for improving the Test definitions and to catch issues before the product ships to customer.SOC Design Engineer : April 2015 -Dec 2018• Working on achieving 99% scan coverage target goals by ATPG DFT flows/Methodologies and focusing on lesser pattern count for both stuckat and transition faults. The analysis was done at all levels of designs in SCAN and functional path. • The target was to minimize ATPG content to maximize defect detection, scan insertion techniques on all IP, and DFT timing techniques. Debugged GLS (Gate level simulation) mismatches in simulations of RTL, Gate, and standard cell silicon stuck mismatches, vdd sensitivities, running ATPG pattern diagnosis, tracing logic in DFT tools. Debugging simulations in VCS with wave tools and ATPG tools for silicon debug of failing ATPG tests using Mentor Graphics Tessant (FastScan and TestKompress) tools. Currently working on Core CPU (LSSD design) and Uncore IPs (MUX D design) for 14nm technology and 10nm to report the Coverage Analysis using DFT Flow right from checking the Scan Insertion of the APR deliverables, DRC rules until the Pattern Generation which can finally be used on tester after GLS passes.

Listed skills include Matlab, C, C++, Vhdl, and 30 others.

Current workplace

Sayali Shinde's current company

Company context helps verify the profile and gives searchers a useful next step.

Intel Corporation
Intel Corporation
Intel
Redmond, WA, US
Website
intel.com
Employees
114813
AeroLeads page
Company profile
View company profile Email format
3 roles

Sayali Shinde work experience

A career timeline built from the work history available for this profile.

Quality And Reliability Engineer

Current
Intel Corporation

Santa Clara, California, US

  • Work on defining spec requirements from painful RMAs and ensure that all the stakeholders implement them. Conduct reviews at every PLC and investigate with failure analysis if not complaint with test requirements.
  • Work on predicting DPM Calculation with help of yield and coverage analysis for all Product segments.
  • Actively work with all product segment teams to ensure they understand the specs for quality and reliability tests and implement them with right statistical based limits SPC, 6-sigma or pseudo-sigma methods. Proficient.
  • Invest time in experimental and research work for improving the Test definitions and to catch issues before the product ships to customer by working with different cross-functional teams and Lab work for checking on.
Dec 2018 - Present

Soc Design Engineer

Intel Corporation

Santa Clara, California, US

  • Working on achieving 99% scan coverage target goals by ATPG DFT flows/Methodologies and focusing on lesser pattern count for both stuckat and transition faults. The analysis was done at all levels of designs in SCAN.
  • The target was to minimize ATPG content to maximize defect detection, scan insertion techniques on all IP, and DFT timing techniques. Debugged GLS (Gate level simulation) mismatches in simulations of RTL, Gate, and.
  • Debugging simulations in VCS with wave tools and ATPG tools for silicon debug of failing ATPG tests using Mentor Graphics Tessant (FastScan and TestKompress) tools. Currently working on Core CPU (LSSD design) and.
  • Verified different techniques like Cell-Aware and Multi partition for achieving higher coverage numbers. Written small wrapper scripts of patterns conversion and pattern transformation in Perl.
Apr 2015 - Dec 2018
Team & coworkers

Colleagues at Intel Corporation

Other employees you can reach at intel.com. View company contacts for 114813 employees →

SN Sharene Ng Sharene Ng Colleague at Intel CorporationPenang, Malaysia, Malaysia View → DC Derek Campion Derek Campion Colleague at Intel CorporationIreland, Ireland View → YZ Yizhak Zalzman Yizhak Zalzman Colleague at Intel CorporationSouth District, Israel, Israel View → CH Chen-Yu Hsu Chen-Yu Hsu Colleague at Intel CorporationBeaverton, Oregon, United States, United States View → LS Laura Spinella Laura Spinella Colleague at Intel CorporationPisa, Tuscany, Italy, Italy View → MA Mohamad Azrin Abdul Halim Mohamad Azrin Abdul Halim Colleague at Intel CorporationPenang, Malaysia, Malaysia View → KW Kapil Wadhera Kapil Wadhera Colleague at Intel CorporationSan Francisco Bay Area, United States, United States View → ES Eran Semo Eran Semo Colleague at Intel CorporationIsrael, Israel View → PC Pøźź Chhea Pøźź Chhea Colleague at Intel CorporationBangkok, Bangkok City, Thailand, Thailand View → RR Raghupathy Raja Arumugam Raghupathy Raja Arumugam Colleague at Intel CorporationMalaysia, Malaysia View →
2 education records

Sayali Shinde education

Masters Of Science In Electrical Engineering, Electrical, Electronics And Communications Vlsi Engineering

University At Buffalo

B.Tech, Electronics Engineering

Vishwakarma Institute Of Technology,Pune
FAQ

Frequently asked questions about Sayali Shinde

Quick answers generated from the profile data available on this page.

What company does Sayali Shinde work for?

Sayali Shinde works for Intel Corporation.

What is Sayali Shinde's role at Intel Corporation?

Sayali Shinde is listed as Intel at Intel Corporation.

What is Sayali Shinde's email address?

AeroLeads has found 1 work email signal at @intel.com for Sayali Shinde at Intel Corporation.

Where is Sayali Shinde based?

Sayali Shinde is based in Redmond, Washington, United States while working with Intel Corporation.

What companies has Sayali Shinde worked for?

Sayali Shinde has worked for Intel Corporation.

Who are Sayali Shinde's colleagues at Intel Corporation?

Sayali Shinde's colleagues at Intel Corporation include Sharene Ng, Derek Campion, Yizhak Zalzman, Chen-Yu Hsu, and Laura Spinella.

How can I contact Sayali Shinde?

You can use AeroLeads to view verified contact signals for Sayali Shinde at Intel Corporation, including work email, phone, and LinkedIn data when available.

What schools did Sayali Shinde attend?

Sayali Shinde holds Masters Of Science In Electrical Engineering, Electrical, Electronics And Communications Vlsi Engineering from University At Buffalo.

What skills is Sayali Shinde known for?

Sayali Shinde is listed with skills including Matlab, C, C++, Vhdl, Embedded Systems, Image Processing, Programming, and Verilog.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.