Please complete the CAPTCHA to continue
@amd.com
✓
LinkedIn matched
A concise factual answer block for searchers comparing this professional profile.
Scott Matlock is listed as Director Design Engineering at AMD, based in Austin, Texas, United States. AeroLeads shows a work email signal at amd.com and a matched LinkedIn profile for Scott Matlock.
Scott Matlock previously worked as Debug Lead at Ericsson and Director, Design Engineering at Amd. Scott Matlock holds Bachelor Of Science (Bs), Computer Engineering from University Of Houston-Clear Lake.
This section adds company-level context without repeating Scott Matlock's masked contact details.
AeroLeads found 2 current-domain work email signals for Scott Matlock. Compare company email patterns before reaching out.
Scott Matlock is a Director Design Engineering at AMD. He possess expertise in rtl design, semiconductors, dft, fpga, windows and 45 more skills. Colleagues describe him as "Scott is without doubt one of the best managers I have ever had. He has never hesitated to share his technical expertise and assist me on issues I was debugging while at AMD. His professional attitude, hardworking nature, and analytical approach to solving problems are all qualities I've observed and learnt from him while he was my manager. He was always appreciative of the work I did and encouraged me to push myself and take on harder problems. There have been several occasions when he has sat with me for hours when debugging critical issues and even covered for me when I had to attend to other matters. It's quite rare to find a manager like Scott who would go to great lengths to keeps his reports happy by appreciating their work and pushing them to go above and beyond their potential."
Listed skills include Rtl Design, Semiconductors, Dft, Fpga, and 46 others.
Company context helps verify the profile and gives searchers a useful next step.
A career timeline built from the work history available for this profile.
Santa Clara, California, US
Lead System Engineer leading a team of 50+ engineers to test and validate a unique low power APUDuties include:- Work with the engineering teams to create test plans to fully cover customer H/W and S/W use cases- Drive alignment between H/W validation, Firmware development, Operating System development, and Software QA and test- Review and align all.
Santa Clara, California, US
Managed a team of 15-20 validation and debug engineers working on Client PC productsRole included:Debugged critical System Level issues blocking production of Mobile platformsManaged a team of debuggers working on next generation mobile platforms. This included managing dozens of issues in parallelManaged a team of validation engineers creating and.
Santa Clara, California, US
Director, Design Engineering at AMDLead System Engineer leading a team of 50+ engineers to test and validate a unique low power APUDuties include:- Work with the engineering teams to create test plans to fully cover customer H/W and S/W use cases- Drive alignment between H/W validation, Firmware development, Android OS development, and Software QA and.
Santa Clara, California, US
Technical Lead for Tier 1 Graphics customer. Duties include:- Lead a team of Application Engineers in three geographic regions- Provide Design, Debug, and Platform Engineering support to the customer- Drive all gating H/W issues to resolution before product production
**SARC IP Design Debug**Debug complex SoC failures or performance issues for SARC provided IP- ARM 64-bit V8 (A57) compatible cores- LPDDR4 Memory Controller- Coherent FabricDevelop software utilities and scripts to validate and then enable all SoC DFD blocks. Includes C, C++, Python, and Lauterbach PRACTICE scripting. IP blocks included:- Coresight.
Santa Clara, California, US
Served as a technical lead to validate and enable APU products for the Ultra Low Power (ULP) market segment. This includes:- Helped to define feature sets of the APU with a focus on platform cost and power reduction- Helped to architect a reference platform to showcase the unique features of the ULP APU- Helped to architect a validation platform to.
Santa Clara, California, US
Technical lead (manager) of eight engineers in the system debug department. - Responsible for all external customer issues (Server, Desktop, and Notebook)- Provided detailed resolution reports back to the customer- Provided H/W fixes, BIOS, S/W and OS patches as necessary to the customer - Mentored the younger engineers on technical subjects as well as.
Houston, Texas, US
Houston, Texas, US
Houston, TX, US
Houston, TX, US
Debugged and resolved all simulation hardware issues. Had detailed knowledge of Computer Systems and simulation H/W. This included Real Time computer main frames, Space Shuttle Simulation data acquisition H/W(DAC & ADC), VME based Single Board Computers, Space Shuttle digital data interfacing H/W, and Space Shuttle Simulation Instrumentation H/W (Thermal.
Other employees you can reach at amd.com. View company contacts →
Khadem.Bahram Khadem
Colleague at Amd
Sari, Mazandaran Province, Iran, Iran, Islamic Republic Of
View →
AV
Amir Var Emyris
Colleague at Amd
Montreal, Quebec, Canada, Canada
View →
AA
Afeez Adegboyega
Colleague at Amd
Edo State, Nigeria, Nigeria
View →
RB
Rohit Bhelkar
Colleague at Amd
Santa Clara, California, United States, United States
View →
MP
Mahesh Pandi
Colleague at Amd
Madurai, Tamil Nadu, India, India
View →
RC
Ross Ciomperlik
Colleague at Amd
Austin, Texas, United States, United States
View →
JP
Jaylon Powers
Colleague at Amd
Columbia, Tennessee, United States, United States
View →
PJ
Prabhat Jain
Colleague at Amd
San Francisco Bay Area, United States
View →
JC
Junshu Chen
Colleague at Amd
Austin, Texas, United States, United States
View →
S(
Shayantika (Shay) Bhattacharya
Colleague at Amd
India, India
View →
Quick answers generated from the profile data available on this page.
Scott Matlock works for AMD.
Scott Matlock is listed as Director Design Engineering at AMD.
AeroLeads has found 2 work email signals at @amd.com for Scott Matlock at AMD.
Scott Matlock is based in Austin, Texas, United States while working with AMD.
Scott Matlock has worked for Amd, Ericsson, Samsung Austin R&D Center (Sarc), Hewlett-Packard, and United Space Alliance.
Scott Matlock's colleagues at AMD include Khadem.Bahram Khadem, Amir Var Emyris, Afeez Adegboyega, Rohit Bhelkar, and Mahesh Pandi.
You can use AeroLeads to view verified contact signals for Scott Matlock at AMD, including work email, phone, and LinkedIn data when available.
Scott Matlock holds Bachelor Of Science (Bs), Computer Engineering from University Of Houston-Clear Lake.
Scott Matlock is listed with skills including Rtl Design, Semiconductors, Dft, Fpga, Windows, Cpld, Board Development, and Power Electronics.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial Search contacts