Design Engineer
Current- Working on the architecture and micro-architecture of machine learning accelerators
Please complete the CAPTCHA to continue
A concise factual answer block for searchers comparing this professional profile.
Shrihari G is listed as Design Engineer at Silicon Labs | MS-PhD, ECE at UT Austin | ML Accelerators and Power architecture at Silicon Labs, based in Austin, Texas, United States. AeroLeads shows a matched LinkedIn profile for Shrihari G.
Shrihari G previously worked as Design Engineer at Silicon Labs and Graduate Research Assistant at Cockrell School Of Engineering, The University Of Texas At Austin. Shrihari G holds Doctor Of Philosophy - Phd, Computer Engineering from The University Of Texas At Austin.
This section adds company-level context without repeating Shrihari G's masked contact details.
Review company-level records connected to Shrihari G before choosing the right outreach path.
Driven by my zeal for Silicon Design, I am primarily an RTL Design Engineer who can cross boundaries from Micro-architecture to defining novel hardware architectures as well as performing formal verification. I have a strong hold on Machine Learning Hardware Accelerators, Computer Architecture, VLSI Design, and Formal Design Verification. I have worked in both front-end and back-end VLSI design (RTL2GDS). My primary research interest is in the area of Computer Architecture, spanning Reconfigurable Architectures - FPGA, CGRAs, Hardware Accelerators, and Heterogenous Computing. I am an open-source hardware design enthusiast emphasizing freedom to chip design and also work on Physical Design with Open source tools. Additionally, I contribute to open-source projects in building the ecosystem around High-Level HDLs and developing Design and Verification Flow Methodologies. As an Embedded hobbyist, I also work with the Internet of Things, Home Automation, etc.,I have always firmly believed in high-school education beyond classrooms and I founded Technowiz, which was solely for offering innovatively crafted STEM courses to young minds at high schools in India. I look forward to creating a valid imprint on innovation and trying to address unresolved engineering challenges.
Listed skills include Bluespec System Verilog, Tanner Eda, Cadence Virtuoso, Computer Architecture, and 64 others.
Company context helps verify the profile and gives searchers a useful next step.
A career timeline built from the work history available for this profile.
Austin, TX, US
- Working on the architecture and micro-architecture of machine learning accelerators
Austin, TX, US
- Working on Workload-based Power-Energy Optimization on FDSOI systems- Currently, performing studies for deriving optimal design-time strategies driven by optimal workload based run-time strategies for digital subsystems consisting of RISC-V CPUs, ML Accelerators, IO Peripherals, CPU+Accelerators
Austin, TX, US
- Modeled a next-generation Low Power Machine Learning on the Edge Accelerator, and profiled across several TFLite-Micro Models, deriving insights about the architectural features and comparisons with earlier architectures, and external IPs- Architected mitigations for special cases and worked on the initial stages of the micro-architecture- Developed RTL.
Austin, TX, US
- Course: EE306 Introduction to Computing Systems- Held weekly problem solving sessions and re-enforced fundamentals- Developed grading scripts and graded programming labs
- Developed "1st CLaaS for PYNQ FPGAs" mentored by Steve Hover, Founder - Redwood EDA, and Theodore Omtzigt, Founder - Stillwater Super Computing- 1st CLaaS on PYNQ, brings the use model of 1st CLaaS, a framework for accelerating workloads with FPGAs on Cloud, by streaming data through web protocols to PYNQ FPGAs, but with the capabilities of RPAHX (Rapid.
Coimbatore, Tamil NADU, IN
- Offered tie-ups to High schools in the state for Robotics and Embedded Workshops- Organized and deliver hands-on sessions- We have delivered talks to over 400 students and held workshops for over 120 students
Austin, TX, US
- Developed custom features to support legacy projects in Silicon Labs Design Environment- Integrated conditional compilation of firmware based on test cases and migrated Redpine Development Flow to Silicon Labs Design Environment- Developed golden reference models for AES-256 in CTR and XTS Modes.- Developed tests for testing security engine on QSPI Flash.
Chennai, Tamil Nadu, IN
- Developed Co-processor Interconnects for RISC-V Processors based on the Core-V extension Interface- Integrated the interconnect in a RISC-V CPU, and tested with a dummy hardware accelerator- Updating SoC generation frameworks to support interconnect generation
Other employees you can reach at silabs.com. View company contacts →
Aravind Raj Swaminathan
Colleague at Silicon Labs
Singapore, Singapore, Singapore
View →
JE
Javier Elenes
Colleague at Silicon Labs
Austin, Texas, United States, United States
View →
TH
Tiong Han Tan
Colleague at Silicon Labs
Singapore, Singapore
View →
DP
Dev Pradhan
Colleague at Silicon Labs
Austin, Texas, United States, United States
View →
SC
Srinath Chembolu
Colleague at Silicon Labs
Hyderabad, Telangana, India, India
View →
JK
József Katona
Colleague at Silicon Labs
Hungary, Hungary
View →
BB
Brandon Berger
Colleague at Silicon Labs
Austin, Texas, United States, United States
View →
AT
Allison Taylor
Colleague at Silicon Labs
Austin, Texas, United States, United States
View →
ST
Steve Townes
Colleague at Silicon Labs
Austin, Texas Metropolitan Area, United States, United States
View →
SB
Sayan Baidya
Colleague at Silicon Labs
Vadodara, Gujarat, India, India
View →
Quick answers generated from the profile data available on this page.
Shrihari G works for Silicon Labs.
Shrihari G is listed as Design Engineer at Silicon Labs | MS-PhD, ECE at UT Austin | ML Accelerators and Power architecture at Silicon Labs.
Shrihari G is based in Austin, Texas, United States while working with Silicon Labs.
Shrihari G has worked for Silicon Labs, Cockrell School Of Engineering, The University Of Texas At Austin, The University Of Texas At Austin, Google Summer Of Code, and Technowiz Academy.
Shrihari G's colleagues at Silicon Labs include Aravind Raj Swaminathan, Javier Elenes, Tiong Han Tan, Dev Pradhan, and Srinath Chembolu.
You can use AeroLeads to view verified contact signals for Shrihari G at Silicon Labs, including work email, phone, and LinkedIn data when available.
Shrihari G holds Doctor Of Philosophy - Phd, Computer Engineering from The University Of Texas At Austin.
Shrihari G is listed with skills including Bluespec System Verilog, Tanner Eda, Cadence Virtuoso, Computer Architecture, Digital Electronics, Arduino, Linux, and Xilinx Vivado.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial Search contacts