AeroLeads people directory · profile

Steven Shen Email & Phone Number

Design Engineer and Project lead at Xilinx
Location: San Jose, California, United States 6 work roles 1 school
1 work email found @xilinx.com LinkedIn matched
✓ Verified May 2026 4 data sources Profile completeness 100%

Contact Signals · 1 work email

Work email s****@xilinx.com
LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
Design Engineer and Project lead
Location
San Jose, California, United States
Company size

Who is Steven Shen? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Steven Shen is listed as Design Engineer and Project lead at Xilinx, a company with 1766 employees, based in San Jose, California, United States. AeroLeads shows a work email signal at xilinx.com and a matched LinkedIn profile for Steven Shen.

Steven Shen previously worked as Design Engineer / Project lead at Xilinx and Sr. Member of Technical Staff/ Project Lead in Design at Altera. Steven Shen holds Ph.D., Electrical Engineering from Texas A&M University.

Company email context

Email format at Xilinx

This section adds company-level context without repeating Steven Shen's masked contact details.

{first}.{last}@xilinx.com
89% confidence

AeroLeads found 1 current-domain work email signal for Steven Shen. Compare company email patterns before reaching out.

Profile bio

About Steven Shen

Many years of experience in design, architecture, and system application from well-known semiconductor companies.• Extensive design, architecture, system experience in ASIC/FPGA, and PHY Transceiver for SATA, SAS, PCI-Express, 1G/10G/40G/100G Ethernet, XAUI, Fibre Channel, SONET.• Extensive experience in FPGA emulation before silicon tape-out.• Extensive experience in chip bring-up and characterization in Lab.• Experience in SOC design for storage application.

Listed skills include Asic, Debugging, Verilog, Functional Verification, and 9 others.

Current workplace

Steven Shen's current company

Company context helps verify the profile and gives searchers a useful next step.

Xilinx
Xilinx
Design Engineer and Project lead
San Jose, CA, US
Website
Employees
1766
AeroLeads page
6 roles · 31 years

Steven Shen work experience

A career timeline built from the work history available for this profile.

Design Engineer And Project Lead

San Jose, CA, US

Design Engineer / Project Lead

Current

Virtex 7 Transceiver design/verification/Timing Closure/Characterization in 28nmVirtex 8 Transceiver design/verification/Timing Closure in 20nm

2010 - Present ~16 yrs 4 mos

Sr. Member Of Technical Staff/ Project Lead In Design

Altera

. Next generation Stratix-V family design and architecture for PCIE Gen-3 8.0Gbps PCS/PMA and upper layers. Supported Stratix-IV GX family successfully transciever roll out with PCS design, verification for TLP/DLL/PhyMac with BFM, memory with ECC verification with mram model, and pre-silicon gate-level simulation.. Supported successful roll out of.

2004 - 2009 ~5 yrs

Sr. Mts/ Lead Architect

Silicon Bridge Inc.

. SOC chip design with ARM946E for Storage Network. Quad-Channel Multi-Functional Transceiver architect/design, and characterization for Gen1/Gen2 SATA and SAS Host/Device 1.5G/3G with SSC, and PCI-Express Gen1 2.5G PHY with PCS layer. XGMII to XAUI 10GE (3.125Gbps x 4), Ring-Oscillator Based PHY architect/design, and characterization. XENPAK-like 10G.

2000 - 2004 ~4 yrs

Staff Engineer

Nec Electronics

. Octal-Channel Multi-Gigabit SERDES architect, Verilog Model design. Project Lead for Gigabit Ethernet Server NIC with GMAC testchip design (demo in the INTEROP, and passed UNH IOL lab tests). ASIC design for 8-port MAC and Customize 10/100/1000 Ethernet MAC. IEEE 802.3 standard meeting

1997 - 2000 ~3 yrs

Senior Engineer

. Ethernet and Token Ring Combo device debug, test suits development, and non-intrusive Sniffer design.. Packet Blaster design, and debug for ultra throughput improvement.. Embedded MAC microcode design, debug, switch architecture analysis, and FIFO improvement. IEEE 802.5 standard meeting

1995 - 1997 ~2 yrs
Team & coworkers

Colleagues at Xilinx

Other employees you can reach at xilinx.com. View company contacts for 1766 employees →

1 education record

Steven Shen education

FAQ

Frequently asked questions about Steven Shen

Quick answers generated from the profile data available on this page.

What company does Steven Shen work for?

Steven Shen works for Xilinx.

What is Steven Shen's role at Xilinx?

Steven Shen is listed as Design Engineer and Project lead at Xilinx.

What is Steven Shen's email address?

AeroLeads has found 1 work email signal at @xilinx.com for Steven Shen at Xilinx.

Where is Steven Shen based?

Steven Shen is based in San Jose, California, United States while working with Xilinx.

What companies has Steven Shen worked for?

Steven Shen has worked for Xilinx, Altera, Silicon Bridge Inc., Nec Electronics, and Texas Instruments.

Who are Steven Shen's colleagues at Xilinx?

Steven Shen's colleagues at Xilinx include Young Kwon, John Mitchell, Christopher Vu, Vino Laureta, and Eddy De Waegeneer.

How can I contact Steven Shen?

You can use AeroLeads to view verified contact signals for Steven Shen at Xilinx, including work email, phone, and LinkedIn data when available.

What schools did Steven Shen attend?

Steven Shen holds Ph.D., Electrical Engineering from Texas A&M University.

What skills is Steven Shen known for?

Steven Shen is listed with skills including Asic, Debugging, Verilog, Functional Verification, Fpga, Soc, Embedded Systems, and Serdes.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.

People with similar names

Check these profiles if this is not the Steven Shen you were looking for.

View similar profiles