Travis Walters

Travis Walters Email and Phone Number

Engineering Manager at Intel Corporation @ Intel Corporation
santa clara, california, united states
Travis Walters's Location
Hillsboro, Oregon, United States, United States
Travis Walters's Contact Details

Travis Walters work email

Travis Walters personal email

About Travis Walters

Travis Walters is a Engineering Manager at Intel Corporation at Intel Corporation. He possess expertise in python, microsoft office, customer service, cadence.

Travis Walters's Current Company Details
Intel Corporation

Intel Corporation

View
Engineering Manager at Intel Corporation
santa clara, california, united states
Website:
intel.com
Employees:
133841
Travis Walters Work Experience Details
  • Intel Corporation
    Engineering Manager
    Intel Corporation May 2019 - Present
    Motivate, engage, and guide employees to create successful validation hardware (board designs) and achieve their career goals by balancing business needs with employees skillsets and interests, while removing roadblocks and ensuring proper supports are in place.Responsible for Strategy and Execution - Owns team commitments and deliveries. Drives consistency to product HW strategy/standards/BKMs. Responsible for implementing Quality Management Systems. Drives LEAN culture. Drives decisions at the lowest level in a visible manner. Implements efficiency and cost reduction initiatives. Owns resource planning with long range roadmap, escalates gaps and owns resolutions. Owns site team infrastructure/capital forecast and development.Responsible for People Development - Drives organizational values and Intel Culture in the team. Drives accountability at the individual level. Develops soft skills and technical skills (cross training). Partners with employee on their Career development. Executes performance management. Ensures work life balance.
  • Intel Corporation
    Hw Product Owner (Project Manager)
    Intel Corporation Jun 2018 - May 2019
    Product Owner within scrum environment using Scaled Agile Framework for class and sort test hardware (TIU/SIU boards). Responsible for planning and report outs every 10-12 weeks, 2-week sprint planning, retrospectives, etc. Managed customers, drop in requests, purchase orders, escalations, program schedule shifts (both in and out), kept Rally tool updated with story status and regularly reviewed burn-down charts. Basically responsible for all project execution without managing the people directly.This was a completely new area of the company to work in as manufacturing and validation are quite different environments and the board design process uses different tools and methodologies. It was a great learning and networking experience to broaden my horizon. I also discovered that I enjoy many aspects of project management and it plays to my strengths in staying organized and navigating relationships both with customers and internally to ensure projects are executed in a timely matter with high quality that meets our customers needs.
  • Intel Corporation
    Hw Design Engineer
    Intel Corporation Mar 2014 - Jun 2018
    Hillsboro, Or
    Designed, deployed and supported hardware to enable validation of Intel silicon. worked closely with CAD engineers, signal integrity engineers, architects, program managers and customers to create hardware solutions with a focus on designing boards to be re-usable across multiple programs.Managed debug tools on internal storefront (Design-in Tools), which enabled on-demand ordering by internal and external customers for pods, adapters, cables, etc. Worked with engineering and customers on requirements and design (designed some of the adapters, sourced cables). Worked closely with operations to identify and manage suppliers from prototype builds to production builds, including assisting with part shortages, BOM optimizations, etc. Drove creation of content for product pages proposing, creating, reviewing marketing name, price, descriptions, collateral and documentation. Assisted on build timing and quantity decisions to minimize supply interrupts and maximize bulk order savings. Answered customer support questions and inquiries about our products.I learned board design from A-to-Z and was able to do schematic design, simple constraints and simple layout (on small adapter boards). I got familiar with all aspects of board design - architecture, requirements gathering, operations/procurement, stack-up, BOM, fab & assembly processes, gathering demand, testing, debugging, documentation, kitting & deployment, customer relationships, triple constraint (scope, schedule, budget), etc.
  • Intel Corporation
    Hw Test Engineer
    Intel Corporation May 2010 - Mar 2014
    Hillsboro (Or)/Dupont (Wa)
    Developed and supported manufacturing and customer diagnostics for Intel platform/silicon debug tool products. Worked with manufacturing vendors to improve Design For Test (DFT) in our products and to enable better testing at the PCB, Assebly and Coax vendors. Built python test scripts for hardware diagnostics and customer tests. Updated front end GUI in C# to run test suites, report results and store log files into a database for different products.
  • Mentor Graphics
    Qa Software Engineering Intern
    Mentor Graphics Apr 2008 - Sep 2008
    Developed a way to validate netlists using object-oriented perl modules to represent netlists from different formats and a perl script to compare them. Wrote perl scripts to cleanup and standardize the QA test suite. Created a Visual Basic script to automate a weekly report with graphs used to track software quality indicators.This 6 month internship through the MECOP program was a great experience. I took on a new language and gained a greater understanding of the software used by chip designers.
  • Pacificorp
    Planning Technologies Intern
    Pacificorp Jul 2007 - Sep 2007
    Built and updated tools for Transmission/Distribution Engineers in Excel using Visual Basic and recorded demo videos of these tools to be shown at a user conference. Cleaned up and updated tags in Substation & Circuit Database on a Plant Information Server.This was my first job in a professional setting and was a great introduction to the corporate workplace. My mentor was highly involved in bringing new technology into the company and I learned a lot about innovation in a corporate setting.

Travis Walters Skills

Python Microsoft Office Customer Service Cadence

Travis Walters Education Details

Frequently Asked Questions about Travis Walters

What company does Travis Walters work for?

Travis Walters works for Intel Corporation

What is Travis Walters's role at the current company?

Travis Walters's current role is Engineering Manager at Intel Corporation.

What is Travis Walters's email address?

Travis Walters's email address is tw****@****ail.com

What schools did Travis Walters attend?

Travis Walters attended Oregon State University.

What skills is Travis Walters known for?

Travis Walters has skills like Python, Microsoft Office, Customer Service, Cadence.

Who are Travis Walters's colleagues?

Travis Walters's colleagues are James Kim, Eran Manor, Curtis Avila, Obasi Daniel Nnamdi, Walter Chiang, Alfred Ortiz, Katarzyna Olczak.

Not the Travis Walters you were looking for?

Free Chrome Extension

Find emails, phones & company data instantly

Find verified emails from LinkedIn profiles
Get direct phone numbers & mobile contacts
Access company data & employee information
Works directly on LinkedIn - no copy/paste needed
Get Chrome Extension - Free

Aero Online

Your AI prospecting assistant

Download 750 million emails and 100 million phone numbers

Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.