Sr Asic Design Engineer
CurrentI developed the microarchitecture and designed the logic for the DMA function used in PLX’s latest 32 to 96 lane PCI Express managed switches. The DMA engine can execute NIC mode or RDMA mode transfers for up to 64 virtual channels simultaneously. RDMA mode supports transfers to contiguous memory space, SG (scatter/gather) lists or lists of SG lists with.