Kiran Manjunatha Email & Phone Number
@marvell.com
2 phones found area 352
LinkedIn matched
Who is Kiran Manjunatha? Overview
A concise factual answer block for searchers comparing this professional profile.
Kiran Manjunatha is listed as Senior Staff ASIC Digital Design Engineer at Marvell Technology, based in Austin, Texas, United States. AeroLeads shows a work email signal at marvell.com, phone signal with area code 352, and a matched LinkedIn profile for Kiran Manjunatha.
Kiran Manjunatha previously worked as Staff ASIC Digital Design Engineer at Marvell Semiconductor and SOC Logic Design Engineer at Globalfoundries. Kiran Manjunatha holds Master Of Science (M.Sc.), Electrical And Computer Engineering from University Of Florida.
Email format at Marvell Technology
This section adds company-level context without repeating Kiran Manjunatha's masked contact details.
AeroLeads found 1 current-domain work email signal for Kiran Manjunatha. Compare company email patterns before reaching out.
About Kiran Manjunatha
I have close to 5 years experience working as a Logic Design Engineer. I design functional logic, chip level clocks and resets controllers, integrate complex IPs into an effective subsystem. Also implement logic checks including LINT/CDC/RDC, unit level verification, perform synthesis and support timing closure for Marvell's next generation Custom ASICs Business Unit. Languages: Verilog, VHDL, System Verilog, Tcl, C/C++, Python, UVM, Perl. I have vast experience with industry standard software simulation/backed verification tools such as Cadence, NCSim, SimVision, Verdi, XILINX ISE Vivado, Synopsys DC Compiler, LabVIEW, ModelSim, AutoCAD. I have a Masters Degree in Electrical and Computer Engineering from University of Florida with a specialization in VLSI Logic design and Verification. My coursework and projects helped me understand the intricacies of Logic Design, programming RTL in System Verilog HDL language, design verification/methodologies (UVM), waveform debugging, bus protocols, CDC techniques, Perl scripting and ASIC/SoC Design Flow in general. During my MS degree, I gained industry experience and worked as a Graduate ASIC Design & Verification intern at Rockwell Automation. I designed and functionally verified an Ethernet IP MDIO Interface controller to connect between the MACs and PHYs. Prior to MS, I have two years experience at Yokogawa Electric. I was integral in full life cycle design, development, prototyping, testing of designs related to Distributed Control Systems (DCS) processors & hardware.
Listed skills include C, Verilog, Vhdl, System Verilog, and 45 others.
Kiran Manjunatha's current company
Company context helps verify the profile and gives searchers a useful next step.
Kiran Manjunatha work experience
A career timeline built from the work history available for this profile.
Staff Asic Digital Design Engineer
Soc Logic Design Engineer
Designing functional logic and integrating complex IP's and ARM based SOCs using industry standard processes and tools.
Graduate Asic Design & Verification Intern
My work here involved understanding the intricacies of Logic Design, programming RTL modules in System Verilog HDL language, design verification techniques and methodologies, debugging, test bench development and ASIC Design Flow in general. Gained practical skills in designing and verifying modules right from specifications at the RTL level. Formulated test benches and devised test cases to test the functionality of the design. I was quick in learning new concepts and skillfully applied my theoretical concepts.Gained good knowledge on design and verification techniques like coverages & assertions, constrained random verification, UVM test bench development, on-chip interconnect specifications like AMBA, AXI, APB and other bus protocols used for connection and management of functional blocks on a chip. Earned outstanding feedback from managers and engineers on performance, proficiency, team work and quality.Designed and verified an Ethernet MDIO Interface controller based on the specification (Clause 22 of IEEE 802.3). Created a model of the MDIO slave PHY which was used to verify the MDIO master controller. Implemented Clock Domain Crossing (CDC) logic for transferring control & data signals across clock domains. The Verification environment used to test the controller was based on the UVM methodology.
Executive Engineer, Central Engineering Centre
Integral in full life cycle design, development, prototyping, testing of analog, digital & mixed signal circuit designs related to Distributed Control Systems (DCS) hardware for three remote engineering projects based in the Middle East.* Worked under Senior technical managers and engineers and prepared System architecture, Network architecture and V-net/IP bus architecture for plant process areas based on the customer specifications. * Identified best concept/designs by rapidly pinpointing design issues and saved potentially several man hours by identifying strategic improvements to product life cycle and contributed to increased throughput.* Have profound knowledge and skills in different stages of complete project cycle right from FEED stage to project closure.* Hands-on experience with lab equipment like digital multi-meter, signal generator, oscilloscope, power supply & board units* Built collaborative rapport with domestic and international clients and earned outstanding remarks on performance, attention to detail, proficiency, quality and with special recognition for teamwork.
Colleagues at Marvell Technology
Other employees you can reach at marvell.com. View company contacts →
Arun Easi
Colleague at Marvell TechnologySan Jose, California, United States
View →
DC
David Chiou
Colleague at Marvell TechnologyCupertino, California, United States
View →
LN
Lê Ngọc Minh Thư
Colleague at Marvell TechnologyHo Chi Minh City, Vietnam, Viet Nam
View →
MV
Madhu Vemula
Colleague at Marvell TechnologyBengaluru, Karnataka, India
View →
JL
James Lewin
Colleague at Marvell TechnologyTroy, New York, United States
View →
AC
Anat Cohen
Colleague at Marvell TechnologyIsrael
View →
DW
Darrell Werries
Colleague at Marvell TechnologyMeridian, Idaho, United States
View →
CL
Craig Leclair
Colleague at Marvell TechnologySan Jose, California, United States
View →
RK
Rob Kuhn
Colleague at Marvell TechnologySan Francisco Bay Area, United States
View →
HC
Hank Chan
Colleague at Marvell TechnologyShanghai, China
View →
Kiran Manjunatha education
Master Of Science (M.Sc.), Electrical And Computer Engineering
Bachelor Of Engineering (B.E.), Electronics & Instrumentation Technology
Pre University, Electronics
Frequently asked questions about Kiran Manjunatha
Quick answers generated from the profile data available on this page.
What company does Kiran Manjunatha work for?
Kiran Manjunatha works for Marvell Technology.
What is Kiran Manjunatha's role at Marvell Technology?
Kiran Manjunatha is listed as Senior Staff ASIC Digital Design Engineer at Marvell Technology.
What is Kiran Manjunatha's email address?
AeroLeads has found 1 work email signal at @marvell.com for Kiran Manjunatha at Marvell Technology.
What is Kiran Manjunatha's phone number?
AeroLeads has found 2 phone signal(s) with area code 352 for Kiran Manjunatha at Marvell Technology.
Where is Kiran Manjunatha based?
Kiran Manjunatha is based in Austin, Texas, United States while working with Marvell Technology.
What companies has Kiran Manjunatha worked for?
Kiran Manjunatha has worked for Marvell Technology, Marvell Semiconductor, Globalfoundries, Rockwell Automation, and Yokogawa.
Who are Kiran Manjunatha's colleagues at Marvell Technology?
Kiran Manjunatha's colleagues at Marvell Technology include Arun Easi, David Chiou, Lê Ngọc Minh Thư, Madhu Vemula, and James Lewin.
How can I contact Kiran Manjunatha?
You can use AeroLeads to view verified contact signals for Kiran Manjunatha at Marvell Technology, including work email, phone, and LinkedIn data when available.
What schools did Kiran Manjunatha attend?
Kiran Manjunatha holds Master Of Science (M.Sc.), Electrical And Computer Engineering from University Of Florida.
What skills is Kiran Manjunatha known for?
Kiran Manjunatha is listed with skills including C, Verilog, Vhdl, System Verilog, Python, Application Specific Integrated Circuits, Rtl Design, and Functional Verification.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial