Hewlett Packard Labs Chief Architect / Hpe Fellow/Vp
CurrentChief Architect and HPE Fellow/VP at Hewlett Packard Labs in Palo Alto, leading research and advanced development of system hardware and software for the new Hewlett Packard Enterprise.
Please complete the CAPTCHA to continue
@hpe.com
✓
LinkedIn matched
A concise factual answer block for searchers comparing this professional profile.
Kirk Bresniker is listed as Hewlett Packard Labs Chief Architect / HPE Fellow/VP at Hewlett Packard Enterprise at Hewlett Packard Enterprise, a company with 201 employees, based in Granite Bay, California, United States. AeroLeads shows a work email signal at hpe.com and a matched LinkedIn profile for Kirk Bresniker.
Kirk Bresniker previously worked as Hewlett Packard Labs Chief Architect / HPE Fellow/VP at Hewlett Packard Enterprise and HP Labs Chief Architect / HP Fellow/VP at Hewlett Packard Enterprise. Kirk Bresniker holds Bs, Electrical Engineering from Santa Clara University.
This section adds company-level context without repeating Kirk Bresniker's masked contact details.
AeroLeads found 1 current-domain work email signal for Kirk Bresniker. Compare company email patterns before reaching out.
Senior corporate technologist with extensive experience in integrated hardware platform design. Patent portfolio covering the entire range of technologies from primary patents on modular hardware, intelligent enclosures, dynamic, business driven power control, and basic computer architecture. Trusted technical authority in merger and acquisition investigations. Leadership roles in both internal technical organizations as well as industry standards bodies. Interested in work as individual principal technologist or leading large technology organizations.Specialties: High Speed Digital Design from ASIC to Multi-System LevelMulti-architecture, Multi-OS Server DesignNew Technology and New Business DevelopmentLeadership of a large technical community
Listed skills include Servers, Hardware, Leadership, and Cloud Computing.
Company context helps verify the profile and gives searchers a useful next step.
A career timeline built from the work history available for this profile.
Houston, Texas, US
Chief Architect and HPE Fellow/VP at Hewlett Packard Labs in Palo Alto, leading research and advanced development of system hardware and software for the new Hewlett Packard Enterprise.
Houston, Texas, US
Chief Architect and HP Fellow at HP Labs in Palo Alto, leading research and advanced development of system hardware and software.
Houston, Texas, US
HP Fellow and VP/Chief Technologist of HP Servers at Hewlett-Packard
Houston, Texas, US
HP Fellow and Chief Technologist of Business Critical Systems at Hewlett-Packard
Houston, Texas, US
Chief Technologist for the Hardware Systems and Technologies Division of the Business Critical Systems business unit.
Houston, Texas, US
Distinguished Technologist / Senior Systems Architect with technical leadership of approximately 150 junior and senior engineers. Continued technical leadership of bladed and non-bladed low-end systemsincluding bringing new PA-RISC / IPF unified systems to market.
Houston, Texas, US
System Architecture and Technical leadership of HP bladed product development. Oversight of bladed system development from initial concept drawings originally executed in 11/98 to development of production prototypes. Lead initial technical design team and directly lead bring up and turn on of all bladed elements (network, compute, and storage). Primary.
Houston, Texas, US
System Architecture and Technical leadership of HP Entry Level (2-4 processors) PA-RISC systems for the enterprise marketplace.
Houston, Texas, US
Technical leadership for high end systems design in the area of initial system bringup. Responsible for development of bringup and initial testing plan for high end (>128 processor) system consisting of all new VLSI, processor, firmware, and operating system code. Responsible for implementation across three geographically disperse sights (Cupertino, CA.
Houston, Texas, US
Initial design and partitioning of all PCAs for D-Class and R-Class servers. Complete design and verification for four generations of processors boards including processor and cache design, processor/memory/IO bus design, and high speed clocking design. Primary system level bug triage and resolution. Lead initial technical investigation in conjunction with.
Houston, Texas, US
Complete design and verification for three generations of processor boards for HP PA-RISC G/H/I Class systems, including first low-cost multiprocessor implementation. Extremely small teams necessitated being backup for OS and firmware design engineers. Primary system level bug triage andresolution.
Houston, Texas, US
Trained in PA-RISC architecture and HP-UX and MPE operating systems. Participated in the investigations for mid-range systems development, including cost and technology analysis. Performed trial design implementations. Drafted specifications for proprietary I/O bus.
Other employees you can reach at voltage.com. View company contacts for 201 employees →
Caroline Carpenter, Pmp, Csm
Colleague at Hewlett Packard EnterpriseDenver Metropolitan Area, United States, United States
View →
CH
Chung Hung
Colleague at Hewlett Packard EnterpriseCupertino, California, United States, United States
View →
KS
Kamalesh Singh, Ms Ie, Ssbb
Colleague at Hewlett Packard EnterpriseCypress, Texas, United States, United States
View →
NL
Nic Lyons
Colleague at Hewlett Packard EnterprisePalo Alto, California, United States, United States
View →
ML
Mary L. Charneco
Colleague at Hewlett Packard EnterprisePuerto Rico, Puerto Rico
View →
JR
Jess Royall
Colleague at Hewlett Packard EnterpriseLos Angeles Metropolitan Area, United States, United States
View →
R(
Randy (Randel) Porter
Colleague at Hewlett Packard EnterpriseSan Francisco Bay Area, United States, United States
View →
RM
Robert Myers
Colleague at Hewlett Packard EnterpriseWarminster, Pennsylvania, United States, United States
View →
CC
Craig Corfield
Colleague at Hewlett Packard EnterpriseAuckland, Auckland, New Zealand, New Zealand
View →
HK
Hitoko Kato
Colleague at Hewlett Packard EnterpriseTokyo, Japan, Japan
View →
Quick answers generated from the profile data available on this page.
Kirk Bresniker works for Hewlett Packard Enterprise.
Kirk Bresniker is listed as Hewlett Packard Labs Chief Architect / HPE Fellow/VP at Hewlett Packard Enterprise at Hewlett Packard Enterprise.
AeroLeads has found 1 work email signal at @hpe.com for Kirk Bresniker at Hewlett Packard Enterprise.
Kirk Bresniker is based in Granite Bay, California, United States while working with Hewlett Packard Enterprise.
Kirk Bresniker has worked for Hewlett Packard Enterprise.
Kirk Bresniker's colleagues at Hewlett Packard Enterprise include Caroline Carpenter, Pmp, Csm, Chung Hung, Kamalesh Singh, Ms Ie, Ssbb, Nic Lyons, and Mary L. Charneco.
You can use AeroLeads to view verified contact signals for Kirk Bresniker at Hewlett Packard Enterprise, including work email, phone, and LinkedIn data when available.
Kirk Bresniker holds Bs, Electrical Engineering from Santa Clara University.
Kirk Bresniker is listed with skills including Servers, Hardware, Leadership, and Cloud Computing.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial Search contacts