Tatevik Khachatryan
AeroLeads people directory · profile

Tatevik Khachatryan Email & Phone Number

ASIC Physical Design Engineer @ Cisco at Cisco
Location: Armenia 3 work roles 5 schools
LinkedIn matched
✓ Verified August 2026 3 data sources Profile completeness 86%

Contact Signals

LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
ASIC Physical Design Engineer @ Cisco
Location
Armenia
Company size

Who is Tatevik Khachatryan? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Tatevik Khachatryan is listed as ASIC Physical Design Engineer @ Cisco at Cisco, a with 91694 employees, based in Armenia. AeroLeads shows a matched LinkedIn profile for Tatevik Khachatryan.

Tatevik Khachatryan previously worked as Sr ASIC Physical Design Engineer at Cisco and ASIC Physical Design Engineer at Cisco. Tatevik Khachatryan holds Master'S Degree, Microelectronic Circuits And Systems In Communication from European University Armenia.

Company email context

Email format at Cisco

This section adds company-level context without repeating Tatevik Khachatryan's masked contact details.

Cisco

Review company-level records connected to Tatevik Khachatryan before choosing the right outreach path.

Profile bio

About Tatevik Khachatryan

3+ year experience in ASIC Physical Design and Automation.Good understanding in the fundamentals of CMOS.Knowledge in the Digital Design Concepts and Basic Electronics.Experience in cut edge technologies including 7nm, 5nm.Good understanding in Statistical Timing Analysis, On-Chip Variations and Timing Parameters.Good knowledge in ASIC Physical Design (RTL to GDS flow)Proficient in complete ASIC backend flow including Synthesis, Block level and Top/Hierarchical Floorplan, Full Chip Power and Bump Planning, PnR, Analog IP integration, STA and Sign-off, PV, FM etc.Good understanding and experience in Analog IP integration such as PLL, SerDes, etc.Experience in training new team members in Top-Level PD/STA and Hard IP Block closure.Automation experience including ownership of ASIC Flow from Synthesis to Sign-off.Post-Silicon Timing analysis and review, silicon-freeze manual ECOScripting languages: Python, TCL, ShellEDA Tools: HSPICE, Custom Designer, VCS, Design Compiler, IC Compiler, Fusion Compiler, PrimeTime, Innovus, Tempus, CalibreExperience with Cadence and Synopsys tools

Current workplace

Tatevik Khachatryan's current company

Company context helps verify the profile and gives searchers a useful next step.

Cisco
Cisco
ASIC Physical Design Engineer @ Cisco
san jose, california, united states
Website
Employees
91694
AeroLeads page
3 roles

Tatevik Khachatryan work experience

A career timeline built from the work history available for this profile.

Sr Asic Physical Design Engineer

Current

Armenia

Nov 2022 - Present

Asic Physical Design Engineer

Yerevan, Armenia

• Analog IP Integration and Block PnR: - Floorplanning - Bump Planning - Clock Tree Synthesis (automation of CTS enhancements for multiclock block) - Timing Analysis and Closure, ECO, Signoff - Physical Verification and debug (DRC/LVS/ERC/ANT), etc.• Hierarchical PD including: - Bump Planning and RDL Route - Full Chip ESD Planning - Floorplan Automation for Full Chip - Automation of Block Integration at Full Chip - Full chip FM• ASIC Flow ownership from Synthesis to Signoff• Interactive work with Vendors• New hire PD trainings and support• Chip Logo cell layout

May 2020 - Nov 2022

Intern

Armenia

Jul 2019 - May 2020
Team & coworkers

Colleagues at Cisco

Other employees you can reach at cisco.com. View company contacts for 91694 employees →

5 education records

Tatevik Khachatryan education

Master'S Degree, Microelectronic Circuits And Systems In Communication

Synopsys Armenia Educational Department

Bachelor'S Degree, Microelectronic Curcuits And Systems In Communication, 100

Synopsys Armenia Educational Department

Synchronous Dynamic Memory Controller Analysis using Statistical Static Timing Analysis Methods

Bachelor'S Degree, Information Technology (Microelectronic Circuits And Systems In Communication), 100

Synchronous Dynamic Memory Controller Analysis using Statistical Static Timing Analysis Methods

Software Support For Computers And Automated Systems

European College In Armenia Foundation
FAQ

Frequently asked questions about Tatevik Khachatryan

Quick answers generated from the profile data available on this page.

What company does Tatevik Khachatryan work for?

Tatevik Khachatryan works for Cisco.

What is Tatevik Khachatryan's role at Cisco?

Tatevik Khachatryan is listed as ASIC Physical Design Engineer @ Cisco at Cisco.

Where is Tatevik Khachatryan based?

Tatevik Khachatryan is based in Armenia while working with Cisco.

What companies has Tatevik Khachatryan worked for?

Tatevik Khachatryan has worked for Cisco.

Who are Tatevik Khachatryan's colleagues at Cisco?

Tatevik Khachatryan's colleagues at Cisco include Sean Baker, Marco J., Pierce Tan, Kanish Kar, and Steven Chen.

How can I contact Tatevik Khachatryan?

You can use AeroLeads to view verified contact signals for Tatevik Khachatryan at Cisco, including work email, phone, and LinkedIn data when available.

What schools did Tatevik Khachatryan attend?

Tatevik Khachatryan holds Master'S Degree, Microelectronic Circuits And Systems In Communication from European University Armenia.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.

People with similar names

Check these profiles if this is not the Tatevik Khachatryan you were looking for.

View similar profiles